Port-powerpc archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: marvell relation support 20100413



KIYOHARA Takashi wrote:

> Moreover, gtpci overwrites some registers.  Can you try with attached
> patch?
>
> My results:
>   gtpci0 at gt0 unit 0: Marvell PCI Interface
>   gtpci_init: line 237: GTPCI_BARE=0xfffffdf3
>   gtpci_init: line 242: GTPCI_AC=0x801f0030
>   gtpci_barinit: line 324: P2PC=0xff
>   gtpci_barinit: line 328: BARS=0x0
>   gtpci_barinit: line 328: BARS=0x0
>   gtpci_barinit: line 328: BARS=0xffff000
>   gtpci_barinit: line 328: BARS=0xffff000
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
>   gtpci_barinit: line 332: rv=0, base=0x10000000, size=0x10000000
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x10000000
>   gtpci_barinit: line 357: overwrite GTPCI_BARE=0xfffffff3
>   gtpci_protinit: line 468: prot 0, ACBL=0x9, ACBH=0x0, ACS=0x1ffff000
>   gtpci_protinit: line 468: prot 1, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 2, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 3, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 4, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 5, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_init: line 250: GTPCI_ADC=0x8
>   gtpci_init: line 256: GTPCI_C=0x6e370
>   gtpci_pci_config: line 545: C=0x6e370
>   pci0 at gtpci0
>
>   gtpci1 at gt0 unit 1: Marvell PCI Interface
>   gtpci_init: line 237: GTPCI_BARE=0xfffff5f3
>   gtpci_init: line 242: GTPCI_AC=0x80000030
>   gtpci_barinit: line 324: P2PC=0xff
>   gtpci_barinit: line 328: BARS=0x0
>   gtpci_barinit: line 328: BARS=0x0
>   gtpci_barinit: line 328: BARS=0xffff000
>   gtpci_barinit: line 328: BARS=0xffff000
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
>   gtpci_barinit: line 332: rv=0, base=0x10000000, size=0x10000000
>   gtpci_barinit: line 332: rv=0, base=0x0, size=0x10000000
>   gtpci_barinit: line 357: overwrite GTPCI_BARE=0xfffffff3
>   gtpci_protinit: line 468: prot 0, ACBL=0x809, ACBH=0x0,
>   ACS=0x1ffff000 gtpci_protinit: line 468: prot 1, ACBL=0x0, ACBH=0x0,
>   ACS=0x0 gtpci_protinit: line 468: prot 2, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 3, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 4, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_protinit: line 468: prot 5, ACBL=0x0, ACBH=0x0, ACS=0x0
>   gtpci_init: line 250: GTPCI_ADC=0x8
>   gtpci_init: line 256: GTPCI_C=0x6e140
>   gtpci_pci_config: line 545: C=0x6e140
>   pci1 at gtpci1

There are different values in gtpci_barinit. Do you also have 512MB
installed? I'm using a single module. The rest seems identical:

gtpci0 at gt0 unit 0: Marvell PCI Interface
gtpci_init: line 237: GTPCI_BARE=0xfffffdfe
gtpci_init: line 242: GTPCI_AC=0x801f0030
gtpci_barinit: line 324: P2PC=0xff
gtpci_barinit: line 328: BARS=0x1ffff000
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x20000000
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 357: overwrite GTPCI_BARE=0xfffffffe
gtpci_protinit: line 468: prot 0, ACBL=0x9, ACBH=0x0, ACS=0x1ffff000
gtpci_protinit: line 468: prot 1, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 2, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 3, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 4, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 5, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_init: line 250: GTPCI_ADC=0x8
gtpci_init: line 256: GTPCI_C=0x6e370
gtpci_pci_config: line 545: C=0x6e370

gtpci1 at gt0 unit 1: Marvell PCI Interface
gtpci_init: line 237: GTPCI_BARE=0xfffff5fe
gtpci_init: line 242: GTPCI_AC=0x80000030
gtpci_barinit: line 324: P2PC=0xff
gtpci_barinit: line 328: BARS=0x1ffff000
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 328: BARS=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x20000000
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 332: rv=0, base=0x0, size=0x0
gtpci_barinit: line 357: overwrite GTPCI_BARE=0xfffffffe
gtpci_protinit: line 468: prot 0, ACBL=0x809, ACBH=0x0, ACS=0x1ffff000
gtpci_protinit: line 468: prot 1, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 2, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 3, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 4, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_protinit: line 468: prot 5, ACBL=0x0, ACBH=0x0, ACS=0x0
gtpci_init: line 250: GTPCI_ADC=0x8
gtpci_init: line 256: GTPCI_C=0x6e140
gtpci_pci_config: line 545: C=0x6e140

-- 
Frank Wille



Home | Main Index | Thread Index | Old Index