| If memory serves me, the 601 has a unified L1 cache - can your 
| proposed interface describe that also?

Since all important operations are on the D$, and a unified cache
should be I$/D$ coherent, this setup should be the equivalent of
a D$ but no I$.  So set the I$ size to zero to prevent unneccesary
I$ flushes.

Eduardo