Port-arm archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: earmhf issues on Beaglebone Black

On Jul 24, 2014, at 2:25 PM, Manuel Bouyer <bouyer%antioche.eu.org@localhost> 

> I see the L1 data cache is write-back; would it be possible that
> the MMU table walk engine reads directly from L2 or RAM and doesn't
> see the value still in the L1 cache ?
> The problem seems to happen mostly with new pmaps. If the new first-level
> table has been zeroed out but not flushed, the MMU could get stale data from
> RAM ...

That's what PTE_SYNC is for.

> BTW, is the L2 cache enabled ? I couldn't find code to enable it ...

L2 is write-through.

Home | Main Index | Thread Index | Old Index