Subject: Cyrix 486DLC detected?
To: None <>
From: Yeng-Chee Su <>
List: current-users
Date: 06/06/1994 17:46:18
  I noticed the June 4's source has been detecting Cyrix 486DLC and try to
set the internal cache into saftest state.  This is good for a non-DLC
specific board, but bad for a DLC-aware board because it's degrading 
performance.  Could the value of CCR0/CCR1 and cache region be set by
configuration file?  This will be more flexible.  Thanks.

  /             National Chiao Tung University in Taiwan                 / \
 |  Name: Yeng-Chee Su              Dept:  Computer Engineering         |__/
 |  Phone: +886-35-783513           E-mail:    |
 |  Address: 22, Alley 2, Lane 173, Gao Tsui Road, HsinChu, Taiwan 300  |___